

1/25





FIG.1

2/25



3/25





FIG.3

4/25



5/25




FIG.5
MODULE INTERFACE

6/25




FIG.6
PIPELINED ARBITRATION
PROTOCOL EXAMPLE

7/25




FIG.7
ARBITRATION PROTOCOL EXAMPLE
BACK-TO-BACK TRANSACTION

8/25




FIG.8
 ARBITRATION PROTOCOL EXAMPLE
 PARKING

9/25






FIG. 9
 DRAM CONTROLLER

FIG. 10





13/25





FIG.13

14/25



15/25




FIG.15

16/25




FIG.16
TSA RECEIVE
BLOCK DIAGRAM

17/25




FIG.17
 TSA TRANSMIT
 BLOCK DIAGRAM




FIG.18

18/25




FIG. 19
DMAC BLOCK DIAGRAM

19/25




FIG.20

20/25




FIG.21
 BUFFER DESCRIPTOR






FIG.22
 DMA CONTROL & STATUS
 FIELD OF DESCRIPTOR

21/25





23/25




FIG.25




FIG.26

24/25

